About
I am a researcher collaborating with the advanced architectures group to add new hardware security features for confidential computing. Previously I was a post-doc researcher at the University of Cambridge where I worked on modelling CPU architectures (including CHERI (opens in new tab)) in the Sail DSL (opens in new tab)as part of the REMS project (opens in new tab).